

WHAT IS CLAIMED IS:

1 1. In a video processing circuit having an input stream of pixels corresponding to an
2 array of video pixels, having a variable window size for sampling subsets of the array as a
3 two-dimensional window that spans the pixels in the array, having a video processing stage
4 that inputs pixels using a fixed number of pixels, a method for delivering the input stream of
5 pixels to the video processing stage, the method comprising:

6 establishing a window size and a sampling-window size, such that the window size is
7 a multiple of the sampling-window size and the sampling-window size defines the fixed
8 number of pixels; and

9 concurrently

10 storing pixels from the input stream into a first set of line buffers, the pixels
11 stored in the first set of line buffers including pixels for the established window size,

12 prefetching the stored pixels from the first set of line buffers into a second set
13 of line buffers, the second set of line buffers being sufficiently long to store at least the
14 pixels corresponding to the established sampling-window size, and

15 for the video processing stage, fetching the fixed number of pixels from the
16 second set of line buffers.

1 2. The method of claim 1, wherein each array of video pixels represents a video frame.

1 3. The method of claim 2, wherein the window size has X rows and Y columns, and the
2 sampling-window size has X rows, where X is a fixed integer.

1 4. The method of claim 3, wherein establishing window size includes selecting Y from a
2 set of possible integers.

1 5. The method of claim 4, wherein the fixed number of pixels equals 25, X equals 5 and
2 the set of possible integers for Y is 1 through 4.

1 6. The method of claim 1, wherein the first set of line buffers is used to decouple the
2 input stream of pixels from the second set of line of buffers.

1 7. The method of claim 1, wherein the second set of line buffers includes pixels that are
2 addressed according to distance parameters defined relative to a current pixel.

1 8. The method of claim 7, wherein the distance parameters are defined according to the
2 window size.

1 9. The method of claim 1, wherein the second set of line buffers includes pixels that are
2 addressed according to distance parameters defined relative to a current pixel, wherein the
3 distance parameters are defined according to a window size of X rows and Y columns, where
4 X is a fixed integer and Y is selected to establish the sampling-window size.

1 10. The method of claim 1, wherein said respective line buffers have a length defined to
2 optimize throughput and wherein said prefetching and said fetching includes passing pixel
3 data through the respective line buffers to reduce cycle time.

1 11. The method of claim 1, wherein the window size has X rows and Y columns, where X
2 is a fixed integer and Y is selected to establish the sampling-window size, and wherein the
3 second set of line buffers includes X line buffers for respectively storing X rows of the pixels.

1 12. The method of claim 11, wherein the X line buffers of the second set of line buffers
2 includes a center line buffer storing one row the pixels corresponding to a current line of the
3 window, and at least one line buffer for storing another row of the pixels.

1 13. The method of claim 11, wherein the fixed number of pixels equals 25, X equals 5 and
2 the set of possible integers for Y is 1 through 4.

1 14. In a video processing circuit having an input stream of pixels corresponding to an
2 array of video pixels, having a variable window size for sampling subsets of the array as a
3 two-dimensional window that spans the pixels in the array, having a video processing stage
4 that inputs pixels using a fixed number of pixels, a method for delivering the input stream of
5 pixels to the video processing stage, the method comprising:

6 establishing a window size and a sampling-window size, such that the window size is
7 a multiple of the sampling-window size and the sampling-window size defines the fixed
8 number of pixels; and

9 concurrently

10 decoupling the pixels from the input stream by using a first set of line buffers
11 to store the pixels from the input stream, the pixels stored in the first set of line buffers
12 including pixels for the established window size,

13 prefetching the stored pixels from the first set of line buffers into a second set
14 of line buffers, the second set of line buffers being sufficiently long to store at least the
15 pixels corresponding to the established sampling-window size, and

16 for the video processing stage, fetching the fixed number of pixels from the
17 second set of line buffers by addressing according to distance parameters defined
18 relative to a current one of the pixels being stored in the second set of line buffers,
19 wherein the distance parameters are defined according to a window size of X rows and
20 Y columns, where X is a fixed integer and Y is selected to establish the sampling-
21 window size.

1 15. A video processing circuit having an input stream of pixels corresponding to an array
2 of video pixels, having a variable window size for sampling subsets of the array as a two-
3 dimensional window that spans the pixels in the array, having a video processing stage that
4 inputs pixels using a fixed number of pixels, a circuit arrangement for delivering the input
5 stream of pixels to the video processing stage, the circuit arrangement comprising:

6 means for establishing a window size and a sampling-window size, such that the
7 window size is a multiple of the sampling-window size and the sampling-window size defines
8 the fixed number of pixels;

9 a first set of line buffers;
10 a second set of line buffers; and
11 means for concurrently

12 storing pixels from the input stream into the first set of line buffers, the pixels
13 stored in the first set of line buffers including pixels for the established window size,

14 prefetching the stored pixels from the first set of line buffers into a second set
15 of line buffers, the second set of line buffers being sufficiently long to store at least the
16 pixels corresponding to the established sampling-window size, and

17 for the video processing stage, fetching the fixed number of pixels from the
18 second set of line buffers.

1 16. A video processing circuit having an input stream of pixels corresponding to an array
2 of video pixels, having a variable window size for sampling subsets of the array as a two-
3 dimensional window that spans the pixels in the array, having a video processing stage that
4 inputs pixels using a fixed number of pixels, a circuit arrangement for delivering the input
5 stream of pixels to the video processing stage, the circuit arrangement comprising:

6 a programmable circuit for establishing a window size and a sampling-window size,
7 such that the window size is a multiple of the sampling-window size and the sampling-
8 window size defines the fixed number of pixels;

9 a first set of line buffers;
10 a second set of line buffers; and
11 a data processing circuit configured and arranged to process video pixels by
12 concurrently

13 storing pixels from the input stream into the first set of line buffers, the pixels
14 stored in the first set of line buffers including pixels for the established window size,

15 prefetching the stored pixels from the first set of line buffers into a second set
16 of line buffers, the second set of line buffers being sufficiently long to store at least the
17 pixels corresponding to the established sampling-window size, and
18 for the video processing stage, fetching the fixed number of pixels from the
19 second set of line buffers.

1 17. The circuit arrangement of claim 16, wherein each array of video pixels represents a
2 video frame.

1 18. The circuit arrangement of claim 17, wherein the window size has X rows and Y
2 columns, and the sampling-window size has X rows, where X is a fixed integer.

1 19. The circuit arrangement of claim 18, wherein the programmable circuit is adapted to
2 select Y from a set of possible integers.

1 20. The circuit arrangement of claim 19, wherein the fixed number of pixels equals 25, X
2 equals 5 and the set of possible integers for Y is 1 through 4.

1 21. The circuit arrangement of claim 16, wherein the first set of line buffers is used to
2 decouple the input stream of pixels from the second set of line of buffers.

1 22. The circuit arrangement of claim 16, wherein the second set of line buffers includes
2 pixels that are addressed according to distance parameters defined relative to a current pixel.

1 23. The circuit arrangement of claim 22, wherein the distance parameters are defined
2 according to the window size.

1 24. The circuit arrangement of claim 16, wherein the second set of line buffers includes
2 pixels that are addressed according to distance parameters defined relative to a current pixel,

3 wherein the distance parameters are defined according to a window size of X rows and Y
4 columns, where X is a fixed integer and Y is selected to establish the sampling-window size.

1 25. The circuit arrangement of claim 16, wherein said respective line buffers have a length
2 defined to optimize throughput and wherein the data processing circuit is further configured
3 and arranged to said pass pixel data through the respective line buffers to reduce cycle time.

1 26. The circuit arrangement of claim 16, wherein the window size has X rows and Y
2 columns, where X is a fixed integer and Y is selected to establish the sampling-window size,
3 and wherein the second set of line buffers includes X line buffers for respectively storing X
4 rows of the pixels.

1 27. The circuit arrangement of claim 26, wherein the X line buffers of the second set of
2 line buffers includes a center line buffer storing one row the pixels corresponding to a current
3 line of the window, and at least one line buffer for storing another row of the pixels.

1 28. The circuit arrangement of claim 26, wherein the fixed number of pixels equals 25, X
2 equals 5 and the set of possible integers for Y is 1 through 4.

2025 RELEASE UNDER E.O. 14176